)	RRRRRRRRR RRRRRRRRR RRRRRRRRRR	RR		VVV VVV	VVV VVV		RRRRRRRRRR RRRRRRRRRR RRRRRRRRRR	RR
DDD	DDD	RRR RRR	RRR	111	VVV	VVV	EEE	RRR RRR	RRR
DDD	DDD	RRR	RRR	iii	VVV	VVV	EEE	RRR	RRR
DDD	DDD	RRR RRR	RRR	111	VVV	VVV	EEE	RRR	RRR
DDD	DDD	RRR	RRR	iii	VVV	VVV VVV	EEE	RRR RRR	RRR
DDD	DDD	RRRRRRRRRR	RR	111	VVV	VVV	EEEEEEEEEE	RRRRRRRRRR	RR
DDD	DDD	RRRRRRRRRR RRRRRRRRRR		111	VVV	VVV VVV	EEEEEEEEEEE	RRRRRRRRRRR	
DDD	DDD	RRR RRR	nn	iii	ŸŸŸ	VVV	EEE	RRR RRR	
DDD	DDD	RRR RRR		iii	VVV	VVV	EEE	RRR RRR	
DDD	DDD	RRR RRR	RR	111	VVV	VVV	EEE	RRR RRR	RR
DDD	DDD	RRR R	RR	111	VVV	VVV	EEE	RRR RI	RR
DDDDDDDDDDDDD	DDD	RRR R	RR RRR	1111111111	VVV	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	EEE	RRR RI	RR RRR
DDDDDDDDDDDD		RRR	RRR	11111111	V		EEEEEEEEEEEEE	RRR	RRR
DDDDDDDDDDDD)	RRR	RRR	111111111	V		EEEEEEEEEEEE	RRR	RRR

XX XX XX XX XX XX XX XX XX XX XX XX XX	x II	DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD	RRRRRRRR RRRRRRRR RR RR RR RR RR RR RRRRRR	VV	RRRRRRRR RRRRRRRR RR RR RR RR RR RR RRRRRR
PAPA PAPAPAPA PAPAPAPA PAPA PAPA PAPA	MM AAAAA AA MMM AA AA AA AA AA AA AA AA	RRRRRRRR RRRRRRRR RR RR RR RR RR RR RRRRRR			

.

....

×

::

::

.TITLE XIDRIVER - VAX/VMS DMF32 PARALLEL PORT DRIVER .IDENT 'V04-001'

COPYRIGHT (c) 1978, 1980, 1982, 1984 BY DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. ALL RIGHTS RESERVED.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY TRANSFERRED.

THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION.

DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.

FACILITY:

VAX/VMS Executive, I/O Drivers

ABSTRACT:

This driver is an example driver for the DMF32 parallel port. This driver implements the DR11C compatibility mode on the device. It does not implement the silo or DMA options, but serves as a template to which such features could be added.

This module contains the DMF32 PARALLEL PORT driver:

Tables for loading and dispatching Controller initialization routine fDT routine
The start I/O routine
The interrupt service routine
Device specific Cancel I/O

ENVIRONMENT:

Kernal Mode, Non-paged

AUTHOR:

Jake VanNoy January 1982

16-SEP-1984 17:03:45.16 Page 2

: MODIFIED BY:

V04-001 JLV0396 Jake VanNoy 6-SEP-1984 Add AVL to DEVCHAR.

V03-005 JLV0385 Jake VanNoy 23-JUL-1984 Add DPT\$M_SVP to DPT.

V03-004 JLV0341 Jake VanNoy 28-MAR-1984 Correct Device IPL.

V03-003 WHM0002 Bill Matthews 16-Feb-1984 Second part of change for edit WHM0001.

V03-002 WHM0001 Bill Matthews 19-Dec-1983
Added code to support new IDB fields IDB\$B_COMBO_VECTOR
and IDB\$B_COMBO_CSR_OFFSET for determining the main CSR
address and loading the soft vector for the combo device.

V03-001 KDM0002 Kathleen D. Morse 28-Jun-1982 Added \$DCDEF and \$DYNDEF.

: **

.SBTTL Description of Interface

The DMF32 Parallel Port interface is a 16 bit parallel port for interfacing to a user device. It includes a DR11C compatibility mode (used for word mode within this driver), a silo (buffered) mode (not implemented by this driver), and a DMA mode (also not implemented by this driver). The interface looks like the following:

D	> CTRL 0	> U S
3	< REQ A <	Ř
P	DATA) E
Ť	> New Data Ready> Data Tx'ed	> C

(pulsed on write to OUTBUF) (pulsed on read from INBUF)

--

This driver may be tested using the following configuration of two DMF32's: The control lines (CTRL 0 and T) should be tied into request lines (REQ A and B) on the other device. Setting CTRL 0 on the first device causes an interrupt on REQ A on the second device (provided interrupt enable A is set).

+	•	
D	> CTRL 0> REQ A> CTRL 1> REQ B>	D M
3	< REQ A < CTRL 0 < REQ B < CTRL 1 <	3
P 0	(DATA	P
Ť	> New Data Ready (not used)> Data Tx'ed (not used)	Ť
		:

The DMF32 parallel port exchanges one 16-bit word at a time. A single QIO request transfers a buffer of data, with an interrupt requested for each word.

For each buffer of data transferred, the DMF32 parallel port allows for the exchange of additional bits of information: the Control and Status Register (CSR) function (CTRL) and status (REQUEST) bits. These bits are accessible to an application process through the device driver QIO interface. The CTRL bits are labeled CTRL O and CTRL 1. The REQUEST bits are labeled REQUEST A and REQUEST B.

The user device interfaced to the DMF32 parallel port interprets the value of the two CTRL bits. The QIO request that initiates the transfer specifies the IOSM_SETFNCT modifer to indicate a change in the value for the CTRL bits. The P4 argument of the request specifies this value. P4 bits O and 1 correspond to CTRL bits O and 1 respectively. Bits 2 through 31 are not used. If required, the CTRL bits must be set for each request. The CTRL bits set in the CSR are passed directly to the user device.

The device class for the DMF32 parallel port is DC\$_REALTIME and the device type is DT\$_XI_DR11C. The DMF32 parallel port driver does not use the default buffer size field. The value of this field is set to 65,535. This driver defines no device-dependent characteristics.

The DMF32 parallel port can perform logical, virtual, and physical 1/0 operations. The basic 1/0 functions are read, write, set mode, and set characteristics.

Function Code and Arguments	Function Modifiers	Function
10\$_READLBLK_P1,P2,-	10SM_SETFNCT 10SM_RESET 10SM_TIMED	Read block !
105_WRITELBLK P1.P2	IOSM_SETFNCT IOSM_RESET IOSM_TIMED	Write logical block
108_SETMODE P1.P3	IOSM_ATTNAST	Set PORT charact- eristics for subse- quent operations
108_SETCHAR P1,P3	10\$M_ATTNAST	Set PORT charact- eristics for subse- quent operations

: Not in above table are functions IOS_READPBLK, IOS_READVBLK, WRITEPBLK

:

:

; and WRITELBLK. There is no functional difference in these operations. ; Although the DMF32 parallel port does not differentiate between logical, ; virtual, and physical I/O functions (all are treated identically), the user must have the required privilege to issue a request.

The function-dependent arguments for the read and write function codes are:

- P1 -- the starting virtual address of the buffer that is to receive data in the case of a read operation; or, in 0 the case of a write operation, the virtual address of the buffer that is to send data to the DMF32 parallel port. Modify access to the buffer, rather than read or write access, is checked for all block mode read and write requests.
- P2 -- the size of the data buffer in bytes, that is, the transfer count. Since the DMF32 parallel port performs 0 word transfers, the transfer count must be an even value.
- P3 -- the timeout period for this request (in seconds). 0 The value specified must be equal to or greater than 2. 10\$M_TIMED must be specified. The default timeout value for each request is 10 seconds.
- P4 -- the value of the DMF32 parallel port Command and Status Register (CSR) function (CTRL) bits to be set. If 0 10\$M_SETFNCT is specified, the low-order three bits of P4 (2:0) are written to CSR CTRL bits 1:0 (respectively) at the time of transfer.

The transfer count specified by the P2 argument must be an even number of bytes. If an odd number or more than 65534 bytes is specifed, an error (SS\$_BADPARAM) is returned in the I/O status block (IOSB). If the transfer count is 0, the driver will transfer no data. However, if IO\$M_SETFNCT is specified and P2 is 0, the driver will set the CTRL bits in the DMF32 parallel port CSR, and return the current CSR status bit values in the IOSB.

The read and write QIO functions can take three function modifiers:

IOSM_SETFNCT - set the function (CTRL) bits in the DMF32 parallel 0 port CSR before the data transfer is initiated. The low-order two bits of the P4 argument specify the CTRL bits. The user device that interfaces the DMF32 PARALLEL PORT receives the CTRL bits directly and their value is interpreted entirely by the device.

If an unsolicited interrupt is received from the DMF32 parallel port, no read or write request is posted, and the next request is for a word mode read, the driver will return the word read from the DMF32 parallel port INBUF and store it in the first word of the user's buffer. In this case the driver does not wait for an interrupt.

IOSM_TIMED - set the device timeout interval for the data transfer request. The P3 argument specifies the timeout interval value in seconds. For consistent results, this

XII

:

100

*

WOI

10

: 1

XI

::

RE

............

WC

10

value must be equal to or greater than 2.

: o IOSM_RESET - perform a device reset to the DMF32 parallel port before any I/O operation is initiated. This function does not affect any other device on the system or on the DMF32.

The set mode and characteristic function codes are:

- o 10\$_SETMODE
- O IOS_SETCHAR

These functions take the following device/function-dependent arguments:

- o P1 the virtual address of a quadword characteristics buffer. If the function modifer IO\$M_ATTNAST is specified, P1 is the address the AST service routine. In this case, if P1 is 0, all attention ASTs are disabled.
- o P3 the access mode to deliver the AST (maximized with the requestor's access mode). If IO\$M_ATTNAST is not specified, P3 is ignored.

Figure 3-4 shows the quadword P1 characteristics buffer for IOS_SETMODE and IOS_SETCHAR.

31	16	15	8	7	0
not	used		type		class
	device ch	arac	teristics	·÷	

The 10%_SETMODE and 10%_SETCHAR function codes can take the following function modifier:

10\$M_ATTNAST - enable attention AST

This function modifier allows the user process to queue an attention AST for delivery when an asynchronous or unsolicited condition is detected by the DMF32 parallel port driver. Unlike ASTs for other QIO functions, use of this function modifier does not increment the I/O count for the requesting process or lock pages in memory for I/O buffers. There must be an AST quota for each AST.

Attention ASTs are delivered under the following conditions:

- o An unsolicited interrupt from the DMF32 parallel port occurs.
- An attention AST is queued and a previous unsolicited interrupt has not been acknowledged.

; The \$CANCEL system service is used to flush attention ASTs for a specific : channel.

10%_SETMODE!10%M_ATTNAST and IO%_SETCHAR!10%M_ATTNAST are one-time AST enables; they must be explicitly re-enabled once the AST has been delivered if the user desires notification of the next interrupt. Use of this function modifier does not update the device characteristics.

After the AST is delivered, the QIO astprm parameter contains the contents of the DMF32 parallel port CSR in the low two bytes and the value read from the DMF32 parallel port INBUF in the high two bytes.

On completion of each read or write request, the I/O status block is filled with system and DMF32 parallel port status information.

1
+
,

20

X1

50

```
.SBITL External and local symbol definitions
: External symbols
             SACBDEF
                                                                  AST control block
             SCRBDEF
                                                                  Channel request block
             SDCDEF
                                                                 Device types
Device data block
             SDDBDEF
             SOPTDEF
                                                                  Driver prolog table
Dynamic data structure types
             SDYNDEF
                                                                 Interrupt data block
I/O function codes
Hardware IPL definitions
             SIDBDEF
             SIODEF
             SIPLDEF
             SIRPDEF
                                                                  1/0 request packet
                                                                  Internal processor registers
Scheduler priority increments
             SPRDEF
             SPRIDEF
             SSSDEF
                                                                  System messages
             SUCBDEF
                                                                  Unit control block
             SVECDEF
                                                                 Interrupt vector block
: Local symbols
; Argument list (AP) offsets for device-dependent QIO parameters
                                                                  First QIO parameter
P3
P4
P5
P6
            = 4
                                                                 Second QIO parameter
Third QIO parameter
            = 8
            = 12
                                                                 Fourth QIO parameter
                                                               Fifth Q10 parameter
Sixth Q10 parameter
             = 16
             = 20
: Other constants
XI_DEF_TIMEOUT = 10
XI_DEF_BUFSIZ = 65535
XI$K_VEC_OFFSET = 2
                                                              ; 10 second default device timeout
                                                              : Default buffer size
                                                              : Vector offset
   Macros
  The SETCTRL macro sets the CTRL O and 1 lines as they have been specified in P4 in a read or write QIO. They are cleared and a wait occurs before being set. This is because testing for this example driver was done between two DMF32's in word mode, and the delay is so the microcode on the DMF32 can see the control line changes.
 .MACRO
            SETCTAL
             BICW
                         #XI_CSR$M_CTRLO!XI_CSR$M_CTRL1,XI_CSR(R4)
                         -(SP)
             CLRL -(S
                         TIME = #2 -
BITVAL = #1,-
```

16-SEP-1984 17:03:45.16 Page 10

SOURCE = (SP),-CONTEXT = L,-SENSE = .TRUE. (SP)+ IRP\$L_SEGVBN(R3),XI_CSR(R4)

.ENDM

TSTL BISW SETCTAL

```
16-SEP-1984 17:03:45.16 Page 11
KIDRIVER.MAR; 1
; UCB_XI definitions that follow the standard UCB fields
        SDEFINI UCB
        .=UCB$L_DPC+4
SDEF
        UCBSL_XI_ATTN
                                1
                                         : Attention AST queue
                         .BLKL
$DE F
        UCB$L_XI_DPR
                         .BLKL
                                1
                                         : Word count?
SDEF
        UCB$W_XI_INBUF
                                         : Input buffer temporary
                         .BLKW
SDEF
        UCBSW_X1_CSR
                                         ; CSR temporary
                         .BLKW
; Bit positions for device-dependent status field in UCB (UCB$W_DEVSTS)
        SVIELD UCB.O. -- CATTNAST. M>,-
                                         ; UCB device specific bit definitions
                 <UNEXPT, ,M>-
UCBSK_SIZE ... SDEFEND UCB
```

```
16-SEP-1984 17:03:45.16 Page 12
XIDRIVER.MAR: 1
  DMF32 Parallel Port CSR definitions
           SDEFINI KI
SDEF
           XI_CSR
                                                        : Device CSR
: Bit positions for device control/status register
                      XI CSR.O. <-

<CTRLO. M>.-

<CTRLI. M>.-

<NPR PS. M>.-

<INDREG.2.M>.-

<INTENB A. M>.-

<INTENB B. M>.-

<REQ A. M>.-

<DONE P. M>.-

<DONE S. M>.-

<flush. M>.-

<flush. M>.-

<flush. M>.-
                                                           Control/status register
Control line 0
Control line 1
NPR Primary/Secondary
           SVIELD
                                                           Indirect Register Address
Interrupt Enable A
Interrupt Enable B
                                                           Request A
                                                           Done Primary
                                                           Done Secondary
                                                           unused
                                                           Flush Buffer
                      <., M>, -
<NXMERR, M>, -
<RESET, M>, -
                                                           unused
                                                           Non-existent memory error
                                                           Master Reset
                      <REQ_B, M>-
                                                           Request B
                      = <XI_CSR$M_INTENB_A>!<XI_CSR$M_INTENB_B> ; Interrupt enable mask
XI_CSR$M_IEAB
                                  .BLKW
SDEF
           XI_OUTBUF
                                                        : Output buffer Register
                                  .BLKW
; Note that XI_INBUF and XI_MISC are at the same offset
           XI INBUF
SDEF
                                                         : Input buffer Register (when read)
SDEF
           XI_MISC
                                                         : Miscellaneous Register (when written)
: Bit positions for miscellaneous register
           SVIELD
                      KI_MISC, O, <-
                                                           Miscellaneous register
                       <MODE . 4 . M> . -
                                                           Mode
                      <,10,M>,-
<SECBUF,,M>-
<PRIBUF,,M>-
                                                           unused
                                                           Secondary Buffer Address, Bit 17
Primary Buffer Address, Bit 17
                                             ١
                                  .BLKW
SDEF
           XI_IND
                                                         ; Indirect Register
                                             1
                                  .BLKW
                                                         : End of PORT CSR definitions
           SDEFEND XI
```

×

11

.SBTTL Device Driver Tables

```
: Driver prologue table
```

DPTAB END=X1_END,ADAPTER=UBA,FLAGS=DPT\$M SVP,UCBSIZE=UCB\$K_SIZE,-NAME = XIDRIVER

DPT-creation macro End of driver label Adapter type Allocate system page table UCB size Driver name

DPT_STORE INIT

DPT_STORE UCB.UCBSB_DIPL.B.8

DPT_STORE UCB.UCBSB_DIPL.B.21

DPT_STORE UCB.UCBSL_DEVCHAR.L.<- De

DEVSM_AVL!- AV

DEVSM_RTM!- Re

DEVSM_ODV>

DPT_STORE UCB.UCBSB_DEVCLASS.B.DCS_REALTIME

DPT_STORE UCB.UCBSB_DEVTYPE.B.DTS_XI_DR11C

DPT_STORE UCB.UCBSW_DEVBUFSIZ.W.- De

XI_DEF_BUFSIZ

DPT_STORE REINIT St

Start of load initialization table Device fork IPL Device interrupt IPL Device characteristics Available Real Time device input device output device ; Device class Device Type ; Default buffer size

DPT_STORE DDB.DDB\$L_DDT.D.XI\$DDT
DPT_STORE CRB.CRB\$L_INTD+4.D.XI_INTERRUPT
DPT_STORE CRB.CRB\$L_INTD2+4.D.XI_INTERRUPT
DPT_STORE CRB.CRB\$L_INTD+VEC\$L_INITIAL.DPT_STORE CRB.CRB\$L_INTD+VEC\$L_INITIAL.Address of interrupt service routine
Address of controller initialization routine
DPT_STORE END

Start of reload initialization table : tables

: Driver dispatch table

DOTAR DEVNAM=XI,-START=XI START,-FUNCTB=XT FUNCTABLE,-CANCEL=XI CANCEL

DDT-creation macro Name of device Start I/O routine fDT address Cancel 1/0 routine

PAGE

; function dispatch table

XI_FUNCTABLE:

: FDT for driver

: Valid I/O functions

FUNCTAB .- <READPOLK, READLOLK, READVOLK, -WRITEPBLK, WRITELBLK, WRITEVBLK, -SETMODE, SETCHAR, SENSEMODE, SENSECHAR> FUNCTAB .

; No buffered functions

; Device-specific FDT

.SBTTL XI_CONTROL_INIT, Controller initialization

: XI_CONTROL_INIT, Called when driver is loaded, system is booted, or power failure recovery.

functional Description:

- 1) Allocates the direct data path permanently 2) Assigns the controller data channel permanently 3) Clears the Control and Status Register 4) If power recovery, requests device time-out

Inputs:

R4 = address of CSR R5 = address of IDB R6 = address of DDB

R8 = address of CRB

Outputs:

VECSV_PATHLOCK bit set in CRB\$L INTD+VEC\$B_DATAPATH UCB address placed into IDB\$L_OBNER

XI_CONTROL_INIT:

IDB\$L UCBLST(R5),R0 R0,IDB\$L OWNER(R5) #UCB\$M_ORLINE, -UCB\$W_STS(R0) MOVL Address of UCB HOVL Make permanent controller owner BISW : Set device status "on-line"

; If powerfail has occured and device was active, force device time-out. ; The user can set his own time-out interval for each request. Time-; out is forced so a very long time-out period will be short circuited.

> #UCB\$V_POWER. UCB\$W_STS(RO),10\$; Branch if powerfail
> #VEC\$M_PATHLOCK, CRB\$L_INTD+VEC\$B_DATAPATH(R8) ; Permanently allocate direct datapath BBS 8118

105:

IDBSB_COMBO_CSR_OFFSET(R5),R0 ; GET OFFSET TO MAIN DMF (SR IDBSB_COMBO_VECTOR_OFFSET(R5),- ; CALCULATE AND LOAD THE IDBSB_VECTOR(R5),(R4)[R0] ; VECTOR_ADDRESS XI_DEV_RESET ; Reset port CVTBL SUBB 3 BSBU RSB Done

```
.SBITL XI_READ_WRITE, Data transfer FDT
```

XI_READ_WRITE, FOT for READLBLK, READVBLK, READPBLK, WRITELBLK, WRITEVBLK, WRITEPALK

functional description:

- 1) Rejects QUEUE I/O's with odd transfer count
 2) Rejects QUEUE I/O's for DMA request to UBA Direct Data
- PATH on odd byte boundary

 3) Stores request time-out count specified in P3 into IRP

 4) Stores CIRL bits specified in P4 into IRP
- 6) Checks block mode transfers for memory modify access

Inputs:

R3 = Address of IRP R4 = Address of PCB R5 = Address of UCB R6 = Address of CCB AP = Address of P1

IRPSL_SEGVBN(R3)

P1 = Buffer Address
P2 = Buffer size in bytes
P3 = Request time-out period (conditional on IO\$M_TIMED)
P4 = Value for CSR (TRL bits (conditional on IO\$M_SETFNCT)
P5 = 0 for Request A, 1 for Request B (DMA)

Outputs:

RO = Error status if odd transfer count IRPSL_MEDIA = Time-out count for this request IRPSL_SEGVBN = CTRL bits for PORT CSR

XI_READ_WRITE:

P2(AP),208 #SS\$_BADPARAM,RO BLBC Branch if transfer count even 105: MOVZWL Set error status code G"EXESABORTIO : Abort request

IRPSW FUNC(R3),R1
P3(AP),IRPSL MEDIA(R3)
#10SV TIMED,R1,30S
#XI DEF TIMEOUT, IRPSL MEDIA(R3)
#0,#2,P4(AP),fetch I/O function code Set request specific time-out count Branch if time-out specified 205: MOVZWL MOVL 885 MOVZWL

: Else set default timeout value EXTZV

; Get value for CTRL bits : Return

RSB

305:

```
.SBTTL XI_SETMODE,
                        Set Mode, Set Char FDT
```

: XI_SETMODE, FDT routine to process SET MODE and SET CHARACTERISTICS functional description:

If IOSM_ATTNAST modifier is set, queue attention AST for device Else, finish I/O.

Inputs:

R3 = 1/0 packet address R4 = PCB address R5 = UCB address

R6 = CCB address

R7 = function code

AP = QIO Paramater list address

G"EXESABORTIO

Outputs:

If 108M_ATTNAST is specified, queue AST on UCB attention AST list. Else, use exec routine to update device characteristics

KI_SETMODE:

105:

201:

308:

MOVZWL IRPSW_FUNC(R3),R0 BBC #10\$V_ATTNAST,R0,20\$; Get entire function code ; Branch if not an ATTN AST Get entire function code

: Attention AST request

CLRL

JMP

PUSHR #*M<R4,R7> UCBSL XI ATTN(R5),R7 G^COMSSETATTNAST MOVAR Address of ATTN AST control block list POPR : Set up attention AST #*M<R4,R7> RO,308

#UCB\$M_ATTNAST,
UCB\$W_DEVSTS(R5)

#UCB\$V_UNEXPT,
UCB\$W_DEVSTS(R5),108

XI_DEC_ATTNAST

G*EXE\$FINISHIO : Branch if error BLBC BISW : Flag ATTN AST expected. BBC : Deliver AST if unsolicited interrupt BSBW : Thats all for now JMP JMP G^EXESSETCHAR ; Set device characteristics

zero R1

; zero R1 ; Abort I/O with RO as status

```
Start 1/0 routines
           .SBTTL XI_START.
  XI_START - Start a data transfer, set characteristics, enable ATTN AST.
  functional Description:
           This routine has one major function:
           1) Start an I/O transfer. The CTRL bits in the port CSR are set. If the transfer count is zero, the STATUS bits in the PORT CSR
               are read and the request completed.
  inputs:
           R3 = Address of the 1/0 request packet
           R5 = Address of the UCB
  Outputs:
          RO = final status and number of bytes transferred R1 = value of CSR STATUS bits
XI_START:
: Retrieve the address of the device CSR
                      IDB$L_CSR EQ 0
UCB$L_CRB(R5),R4
aCRB$E_INTD+VEC$L_IDB(R4),R4
           ASSUME
                                                          Address of CRB
           MOVL
           MOVL
                                                       : Address of CSR
; fetch the 1/0 function code
                      IRPSW FUNC (R3), R1
R1, UCBSW FUNC (R5)
W10SV FCODE, -
W10SS_FCODE, R1, R2
           MOVZUL
                                                       ; Get entire function code
           MOVU
                                                        : Save FUNC in UCB
           EXTZV
                                                       : Extract function field
: If subfunction modifier for device reset is set, do one here
                      S*#10$V_RESET,R1,40$
XI_DEV_RESET
                                                          Branch if not device reset
           BSBW
                                                        : Reset port
; This must be a data transfer function - i.e. READ OR WRITE; Check to see if this is a zero length transfer.; If so, only set CSR CTRL bits and return STATUS from CSR
                                                          Is transfer count zero?
No, continue with data transfer
Set CSR CTRL specified?
408:
                      UCBSW_BCNT (R5)
           TSTW
           BNEQ
                      S*#10$V_SETFNCT,R1,60$
           880
                                                          Disable Interrupts
Set CTRL bits in CSR
Save CSR
           DSBINT
           SETCTAL
           MOVZUL
                      X1_CSR(R4),R1
           ENBINT
                                                          Enable Interrupts
```

```
C
```

```
16-SEP-1984 17:03:45.16 Page 19
XIDRIVER. MAR: 1
                   705
         BRB
                                                : Skip clearing of R1
605:
         CLRL
                                                : Clear R1
                   #XI_CSR$M_IEAB,-
         BISW
                   XI_CSR(R4T
                                                  Enable device interrupts (A & B)
         MOVZUL
                   #S58_NORMAL,RO
                                                  Set success
         REQCOM
                                                : Request done
  Do the read or the write
1008:
         MOVZWL UCB$W_BCNT(R5),RD
                   UCB$W_BCNT(R5),R0 ; Get byte count #-1,R0,UCB$L_XI_DPR(R5) ; Make byte count into word count
         .SBTTL - word mode tranfer
  WORD MODE -- Process word mode (interrupt per word) transfer
  FUNCTIONAL DESCRIPTION:
         Data is transferred one word at a time with an interrupt for each word.
         The request is handled separately for a write (from memory to port
         and a read (from port to memory).

for a write, data is fetched from memory, loaded into the ODR of the port and the system waits for an interrupt. For a read, the system waits for a port interrupt and the INBUF is transferred into memory.
         If the unsolicited interrupt flag is set, the first word is transferred
         directly into memory withou waiting for an interrupt.
WORD_MODE:
: Dispatch to separate loops on READ or WRITE
108:
         CMPB
                   #IOS_READPBLK,R2
                                                : Check for read function
         BEQL
                   WORD MODE READ
. PAGE
 WORD MODE WRITE -- Write (output) in word mode
  FUNCTIONAL DESCRIPTION:
         Transfer the requested number of words from user memory to
         the port OUTBUF one word at a time, wait for interrupt for each
         word.
```

Get two bytes from user buffer

Lock out interrupts flag interrupt expected

; Move data to port

WORD_MODE_WRITE:

BSBW

MOVW

DSBINT

MOVFRUSER

R1, XI_OUTBUF (R4)

108:

```
WXI_CSR$M_IEAB, -
XI_CSR(R4)
           BISW
                                                           ; Set Interrupt Enable (A & B) ; Clear and set CTRL bits
           SETCTRL
: Wait for interrupt, powerfail, or device time-out
           WFIKPCH XI_TIME_OUTW, IRP$L_MEDIA(R3)
; Decrement transfer count, and loop until done
            10FORK
                                                           ; fork to lower IPL
                       UCB$L_X1_DPR(R5)
            DECW
                                                           : All words transferred?
            BNEO
                                                           : No. loop until finished.
; Transfer is done, clear interrupt expected flag and FORK ; All words read or written in WORD MODE. Finish I/O.
RETURN_STATUS:
                      #SS$_NORMAL_RO
#2,UCB$L_XI_DPR(R5)_R1
R1,UCB$W_BCNT(R5)_R1
R1,#16.#T6_RO
UCB$W_XI_C$R(R5)_R1
#<XI_C$R$M_CTRLO! -
XI_C$R$M_CTRL1>,-
XI_C$R$M_CTRL1>,-
XI_C$R$M_IEAB,-
XI_C$R$M_IEAB,-
XI_C$R(R4)
            MOVZWL
                                                             Complete success status
            MULW3
                                                             Calculate actual bytes xfered
            SUBW3
                                                             from requested number of bytes
            INSV
                                                             And place in high word of RO
            MOVZWL
                                                             Return CSR status
           BICW
                                                           : Clear CTRL bits
           BISW
```

PAGE

WORD MODE READ -- Read (input) in word mode

FUNCTIONAL DESCRIPTION:

REQCOM

Transfer the requested number of words from the port INBUF into user memory one word at a time, wait for interrupt for each word. If the unexpected (unsolicited) interrupt bit is set, transfer the first (last received) word to memory without waiting for an interrupt.

WORD_MODE_READ: SETIPL UCB\$B_DIPL(R5)

: Lock out interrupts

; If an unexpected (unsolicited) interrupt has occured, assume it ; is for this READ request and return value to user buffer without : waiting for an interrupt.

BBSC

#UCBSV_UNEXPT, -UCBSW_BEVSTS(R5),20\$

: Branch if unexpected interrupt

Enable device interrupts (A & B)

; Finish request in exec

105:

DSBINT BISW

WXI CSRSM IEAB, -XI_CSR(R4)

: Set Interrupt Enable (A & B) : Clear and set CTRL bits

SETCTRL

```
CI
```

```
: Wait for interrupt, powerfail, or device time-out
        WFIKPCH XI_TIME_OUTW, IRP$L_MEDIA(R3)
; Decrement transfer count, and loop until done
        LOFORK
                                            : fork to lower IPL
208:
        BSBW
                 MOVTOUSER
                                           : Store two bytes into user buffer
: Send interrupt back to sender. Acknowledge we got last word.
        DSBINT
                 UCB$L_X1_DPR(R5)
        DECW
                                             Decrement transfer count
        BNEQ
                                            : Loop until all words transferred
        SETCTRL
        ENBINT
                 RETURN_STATUS
                                           : finish request in common code
PAGE
 MOVFRUSER - Routine to fetch two bytes from user buffer.
 INPUTS:
        R5 = UCB address
 OUTPUTS:
        R1 = Two bytes of data from users buffer
Buffer descriptor in UCB is updated.
         .ENABL LSB
MOVFRUSER:
        MOVAL
                 -(SP),R1
                                              Address of temporary stack loc
                 #2.R2
G*10C$MOVFRUSER
        MOVZBL
                                              Fetch two bytes
                                              Call exec routine to do the deed Retrieve the bytes
        JSB
                 (SP)+,R1
        MOVL
        BRB
                                              Update UCB buffer pointers
 MOVIOUSER - Routine to store two bytes into users buffer.
  INPUTS:
        R5 = UCB address
UCB$W_XI_INBUF(R5) = Location where two bytes are saved
  OUTPUTS:
        Two bytes are stored in user buffer and buffer descriptor in UCB is updated.
MOVTOUSER:
        MOVAB
                UCB$W_XI_INBUF(R5),R1 ; Address of internal buffer
```

```
XIDRIVER.MAR;1
```

16-SEP-1984 17:03:45.16 Page 22

HOVZBL #2 R2 G*10CSMOVTOUSER G^IOC\$MOVTOUSER

; Call exec
: Update buffer pointers in UCB
#2.UCB\$W_BOFF(R5)
: Add two to buffer descriptor
#^C<^XO1FF>,UCB\$W_BOFF(R5); Modulo the page size
: If NEQ, no page boundary crossed
#4,UCB\$L_\$VAPTE(R5); Point to next page 208: ADDW BICW BNEQ ADDL

308:

RSB .DSABL LSB

```
Device TIME-OUT
```

XIDRIVER.MAR:1

Clear port CSR Return error status

Power failure will appear as a device time-out

MITTIME_OUTW:

; Time-out for WORD mode transfer

BSBW WI DEV RESET WSSS TIMEOUT RO CLRL CLRW BICW UCBSW_DEVSTS(R5)

#<UCBSM_TIM

UCBSM_TIMOUT

UCBSM_CANCEL!

UCBSM_POWER>,
UCBSW_STS(R5)

: Clear ATTN AST flags

Reset controller; Error status

REQCOM

: Clear unit status flags : Complete I/O in exec

.SBITL XI_INTERRUPT, Interrupt service routine for PORT

XI_INTERRUPT, Handles interrupts generated by port

functional description:

This routine is entered whenever an interrupt is generated by the port. It checks that an interrupt was expected. If not, it sets the unexpected (unsolicited) interrupt flag. All device registers are read and stored into the UCB. If an interrupt was expected, it calls the driver back at its Wait for Interrupt point. Deliver ATTN AST's if unexpected interrupt.

Inputs:

00(SP) = Pointer to address of the device IDB 04(SP) = saved R0 08(SP) = saved R1 12(SP) = saved R2 16(SP) = saved R3 20(SP) = saved R4 24(SP) = saved R5 28(SP) = saved PSL 32(SP) = saved PC

Outputs:

The driver is called at its Wait for Interrupt point if an interrupt was expected.
The current value of the port CSR's are stored in the UCB.

XI_INTERRUPT:

: Interrupt service for PORT

MOVL 3(SP)+,R4 MOVQ (R4),R4 : Address of IDB and pop SP : CSR and UCB address from IDB

Read INBUF and CSR

MOVW XI INBUF (R4), -UCBSW XI INBUF (R5) XI CSR(R4),-

: Read input data

MOVW XI CSR(RT) .- UCBSW_XI_CSR(R5) ; Read CSR

; Check to see if device transfer request active or not ; If so, call driver back at Wait for Interrupt point and ; Clear unexpected interrupt flag.

BBCC #UCB\$V_INT, -UCB\$W_STS(RS),10\$

; If clear, no interrupt expected

: Interrupt expected, clear unexpected interrupt flag and call driver ; back.

BICW #UCBSM_UNEXPT, -

16-SEP-1984 17:03:45.16 Page 25

MOVL JSB BRB

Clear unexpected interrupt flag Restore drivers R3 Call driver back after WFIKPCH

; Deliver ATTN AST's if no interrupt expected and set unexpected ; interrupt flag.

105:

#UCBSM UNEXPT, -UCBSW BEVSTS (RS) XI DEC ATTNAST #XT CSRSM IEAB, -XI_CSR(R4) BISM

; Set unexpected interrupt flag ; Deliver ATTN AST's

BSBW

: Enable device interrupts (A & B)

; Restore registers and return from interrupt

208:

POPR #*M<RO,R1,R2,R3,R4,R5>

Restore registers Return from interrupt REI

REGCOM

```
XIDRIVER.MAR:1
          .SBTTL XI_CAMCEL.
                                        Cancel 1/0 routine
: XI_CANCEL, Cancels an I/O operation in progress
  functional description:
          flushes Attention AST queue for the user.
          If transfer in progress, do a device reset to port
          and finish the request.
         Clear interrupt expected flag.
  Inputs:
          R2 = negated value of channel index
R3 = address of current IRP
          R3 = address of current IRP
R4 = address of the PCB requesting the cancel
         R5 = address of the device's UCB
  Outputs:
XI_CANCEL:
                                                           : Cancel I/O
         BBCC
                    #UCBSV ATTNAST. -
                   UCBSW_DEVSTS(R5),20$
                                                 : ATTN AST enabled?
; Finish all ATTN AST's for this process.
          PUSHR
                   #^M<R2,R6,R7>
                   RZ,R6
          MOVL
                                                   Set up channel number
                   UCBSL XI ATTN(R5),R7
G^COMSFLUSHATTNS
                                                 Address of listhead
Flush ATTN AST's for process
         BAVOM
          JSB
                   #*M<R2,R6,R7>
          POPR
                    MUCBSM_UNEXPT. -
         BICW
                   UCBSU_DEVSTS(A5)
                                                 : Clear unexpected interrupt flag
; Check to see if a data transfer request is in progress
; for this process on this channel
208:
                   UCBSB DIPL (R5)
G*10CSCANCEL10
          SETIPL
                                                 : Lock out device interrupts
: Check if transfer going
          JSB
                   WUCBSY CANCEL. -
UCBSW_STS(R5),308
          BBC
                                                 ; Branch if not for this guy
          MOVZUL
                   #SSS_CANCEL,RO
                                                 : Status is request canceled
                    RI
          CLRL
                   UCBSW DEVSTS(R5)

#<UCBSM_TIM

UCBSM_BSY

UCBSM_CANCEL

UCBSM_INT

UCBSM_TIMOUT>,-

UCBSW_STS(R5)
          CLRW
                                                 ; Clear unexpected interrupt flag
          BICW
```

Clear unit status flags

: Jump to exec to finish 1/0

KIDRIVER.MAR;1

16-SEP-1984 17:03:45.16 Page 27

308:

SETIPL UCB\$B_FIPL(R5)

: Lower to FORK IPL : Return

```
.SBTTL XI_DEL_ATTNAST, Deliver ATTN AST's
: **
; XI_DEL_ATTNAST, Deliver all outstanding ATTN AST's
   Functional description:
               This routine is used by the port driver to deliver all of the outstanding attention AST's. It is copied from COMSDELATINAST in the exec. In addition, it places the saved value of the port CSR and Input Data Buffer Register in the AST paramater.
   Inputs:
               R5 = UCB of unit
   Outputs:
               RO.R1.R2 Destroyed
R3.R4.R5 Preserved
XI_DEL_ATTNAST:
                              #UCBSV_ATTNAST, -
UCBSW_DEVSTS(R5),308
#M<R3,R4,R5>
               BBCC
                                                                                 Any ATTN AST's expected?
               PUSHR
                                                                                 Save R3,R4,R5
                              8(SP),R1
UCB$L XI_ATTN(R1),R2
(R2),R5
20$
10$:
                                                                                Get address of UCB
Address of ATTN AST Listhead
               MOVL
               MOVAB
                                                                                Address of next entry on list
No next entry, end of loop
               MOVL
               BEQL
                             WUCBSM_UNEXPT, -
UCBSW_DEVSTS(R1)
(R5), TR2)
UCBSW_XI_INBUF(R1), -
ACBSL_KAST+6(R5)
UCBSW_XI_CSR(R1), -
ACBSL_KAST+4(R5)
B*10$
               BICW
                                                                             : Clear unexpected interrupt flag
               MOVL
                                                                             : Close list
               MOVW
                                                                             : Store INBUF in AST paramater
               MOVW
                                                                                 Store CSR in AST paramater
               PUSHAB
                                                                                 Set return address for FORK
                                                                                    so that it loops through all AST's
               FORK
                                                                               FORK for this AST
: AST fork procedure
                             ACB$L_KAST+B(R5), ACB$B_RMOD(R5)
ACB$L_KAST+12(R5), ACB$L_PID(R5)
ACB$L_KAST(R5)
#PRI$_IOCOM,R2
G^SCH$QAST

; Re-arrange entries
               MOVQ
                              ACB$L_KAST(R5),ACB$L_AST(R5)
               MOVB
               MOVL
               CLRL
               MOVZBL
                                                                             : Set up priority increment
: Queue the AST
                JMP
                                                                             : Restore registers
20$:
               POPR
                               #^M<R3,R4,R5>
               RSB
                                                                             : Return
```

```
16-SEP-1984 17:03:45.16 Page 29
KIDRIVER. MAR: 1
          .SBTTL XI_DEV_RESET.
                                          Device reset routine
: ** | DEV_RESET - Device reset routine
  This routine raises IPL to device IPL, performs a device reset to the required controler, and re-enables device interrupts.
  Inputs:
          R4 - Address of Control and Status Register
R5 - Address of UCB
  Outputs:
          Controller is reset, controller interrupts are enabled
--
XI_DEV_RESET:
          DSBINT
                                                    ; Raise IPL to lock all interrupts
                    #XI_CSR$M_RESET,-
XI_CSR(R4)
          BISW
                                                    : Reset device
          TIMEWAIT -
                                                    ; Timewait to allow reset
                    TIME = #500,-
BITVAL = #XI CSRSM RESET,-
SOURCE = XI CSR(R4),-
CONTEXT = W,-
SENSE = .FALSE.
                    WXI_CSR$M_IEAB,-
XI_CSR(R4)
          BISW
                                                    ; Enable device interrupts (A & B)
          ENBINT
                                                    ; Restore IPL
          RSB
KI_END:
                                                   ; End of driver label
          .END
```

0107 AH-BT13A-SE VA.O

DIGITAL EQUIPMENT CORPORATION CONFIDENTIAL AND PROPRIETARY

